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Abstract - Multilevel converters have gained popularity in consists of n series-connected H-bridge cells, which are fed by
high-power applications due to their low switch voltage stress independent voltage sources. Depending on conduction status
and modularity. Cascaded H-bridge converters are a promising of four switches SI, S2, S3, and S4 in each cell, as depicted inbreed of multilevel converters which generally require several Fig. 2, each converter cell can generate three different voltage
independent dc sources. Recently, existence of a redundant 'and -V1 [3,
switching state has been utilized to replace the independent le ofn±Vted0, 4]. theoutpu siofdH-bridge
voltage sources with capacitors except for the one with the are connected in series such thththe synthesized voltagehighest voltage level. Redundancy in the charge and discharge waveform is the sum of all of the individual cell outputs. The
modes of the capacitors is assumed to be adequate for their output voltage is given by
voltage regulation. However, output current of the inverter as V V+- V + .+V
well as the time duration of the redundant switching states have a- al a2 an (1)
been neglected. In this paper, the impacts of connected load to where the output voltage of the H1 is denoted by Vat and the
the cascaded H-bridge converter as well as the switching angles output of the H11 is denoted by Van. Letter a is used for phase a
on the voltage regulation of the capacitors are studied. This study in case a three-phase inverter is considered.
proves that voltage regulation is only attainable in a much limited In early implementations [6-9], each H-bridge cell was
operating conditions that it was originally reported. supplied by an independent dc source. However, it has been
Index Terms: Cascaded H-bridge converters; Multilevel shown that only one cell needs to be supplied by a real dc
converters, Voltage regulation. power source and the remaining cells could be supplied with
capacitors [7,1 0]. Voltage regulation of the replacing
capacitor is then the key issue. The proposed method in [10]
I. INTRODUCTION uses the switching state redundancy for capacitor voltage
regulation. Existence of redundant switching state has been
Multilevel converters are mainly utilized to synthesize a assumed to be adequate for capacitor voltage regulation.
desired single- or three-phase voltage waveform. The desired However, output current of the inverter as well as the time
multi-staircase output voltage is obtained by combining duration of redundant switching states greatly impact the
several separate dc voltage sources. Solar cells, fuel cells, charging oredischargingpatternsofthe replacing capacitors.
batteries, and ultracapacitors are the most common
independent sources used [1]. Multilevel converters have
found wide applications in motor drives, static var generation +
(SVG) [2], uninterruptible power supply (UPS) etc. Their n + H-bridge Hn Van
main advantages are low harmonic distortion of the generated
output voltage, low electromagnetic emissions, high efficiency, +
capability to operate at high voltages, and modularity [3]. In
general, multilevel converters are categorized into diode-
clamped, flying capacitor, and cascaded H-bridge [1, 4, 5]. +
One of the growing applications for multilevel converter V2 + H-bridge H2 V2 Va
motor drives is electric or hybrid power trains. Normally,
electric or hybrid vehicles use batteries to drive an electric
motor. In high-power rating large vehicular motor drives
(>250 kW), multilevel converters are suitable due to their high +
volt-ampere ratings. Multilevel inverters can also solve the VI + H-bridgeH Vai
existing problems with some of the present two-level PWM a]
adjustable-speed drives since they can reduce the common
mode voltage causing the bearing leakage current [4].
Fig. 1 shows the circuit topology of a cascaded H-bridge Fig. 1. The structure of a cascaded H-bridges converter
multilevel inverter [1, 5]. As it can be seen, the converter
0-7803-9761-4/07/$20.00 ©2007 IEEE 203
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TABLE II
SI+ OUTPUT VOLTAGE OF A MULTILEVEL CONVERTER WITH Two CELLS
Van Van Van (VI and
H, Val Va2 (Vl=VdJ=2V2) (V1=V2=VdC) V2 are
H, ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~independent)
VI V2 3Vd,/2 2Vd, V1±V2
S4 VI 0 Vdc Vdc VI
VI -V2 Vd,/2 0VI2
o V2 Vd,/2 Vdc V2
O O 0 0 0
Fig. 2. Structure of an H-bridge converter cell o -V2
-Vd,/2 -Vdc -V2
In this paper, the impact of electric load connected to H- -VI V2 -VdC/2 0 -V1+V2
bridge multilevel converters as well as switching angles on -V1 0 -Vdc -Vdc -V1
voltage regulation of the replacing capacitors will be studied. -V1 -V2
-3Vd,/2 -2Vd, -V1-V2
The study proves that voltage regulation is only achievable in
a much limited conditions that it was originally reported. In
Section II, the principles of operation of multilevel H-bridge
converters and switching angles are briefly introduced. In
Section III, multilevel H-bridge converters are used to drive 3Vdc/2
two different types of load. Voltage regulation in each case is vd_
studied using simulation results. Finally, Section IV draws the
conclusions based on the presented results and provides an
overall evaluation of single-dc-source multilevel converters.
0, U2 03dz12 i22+ 2z 0
II. CASCADED H-BRIDGE MULTILEVEL CONVERTER
In this section, without loss of generality, a cascaded
-d_E2
multilevel converter with only two H-bridge cells is
considered. As depicted in Fig. 1, V1 and V2 are either
independent stiff voltages (or sources) such as batteries, fuel
cells, or photovoltaic cells or dependent stiff voltage sources Fig. 3. Output waveform of 7-level cascaded converter
(or storages) such as capacitors or ultracapacitors. In this text,
they will all be referred to as voltage sources even though As it can be observed from Table II, if Vr=V2, the output
some of them are not really a source. voltage has only five (5) levels; therefore, the total harmonic
Effective number of output voltage levels S depends on distortion of the output voltage is higher. Regarding the
the ratio between the dc sources VI and V2 as shown in Table I. redundancy, in case V1=Vdc=2V2, the output voltage level at
For example for a two-level converter (n=2), by opening and Vdc/2 (or
-Vdc/2) can be generated in two different ways. One
closing the switches of H1 appropriately, the output voltage is to choose Val=Vdc and Va2=-Vdc/2 (or Val=O and Va2=-Vdc/2).
Vat can be made equal to -V1, 0, or V1 while the output In this case, the capacitor will be charged for positive output
voltage of H2 can be made equal to -V2, 0, or V2. Accordingly, currents. The second method is to choose Val=O and Va2=Vdc/2
the output voltage of the converter in different cases is shown (or Val=-Vdc and Va2=Vdc/2). In this case, the capacitor will bein Table II. discharged for positive output currents.
A technique to regulate the voltage of the replacingTABLEVI capacitor is described in [7]. For highest and lowest output
NUMBEROFSOURCES voltage levels Van=3Vdc/2 and -3Vdc/2 there is no redundancy
available for capacitor voltage balancing. In these two states
Voltagelevelsi=l2,..., n) Numberoflevels Redundthe capacitor will always be discharged. So these states haveVoltage levels(i=1, 2 ,n)Number of level S edun ancy been ignored [7]. The compromise is that it would result in an
Independent 3n 0 only 5-level operation and therefore lower power quality and
increased harmonics. Another approach to balance the voltage
Va(i-l) = Vai 2n±1 3n-(2nI1) of the capacitor is to use the redundant states and select the|Va(il) 2Va(pl) 2n+_l 3Iln(2_tn+1l_ appropriate switching angels. The output voltage has seven
levels and is illustrated in Fig. 3 [10].
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III. COMPARATIVE STUDY 502 T T T F
The Fourier series expansion of the output waveform
which is shown in Fig.3 is [11I]
V 4otV- 1(os 49.8 ...L....Va, 2±t)-dC -(cos(nO )+cos(nO2)+cos(nO,))sin(ncwt) (2)
;T 2 =1,3,5n"
where 01, 02, and 03 are the switching angles (001<02<03<7t/2).
If the amplitude of the required fundamental harmonic of
phase a is VaJ, since the third harmonics in each phase will
automatically be cancelled in a three phase system, by 2
choosing appropriate values of the angles, one can cancel the
5th and 7th order harmonics [11]. 49 J
4 VdC
(COS(01) + CS002) + COS(03))= Va,1 48.81
;T 2 0 0.01 0o0 0.0 0.04o 0.05 0.0E 0.07 0 :08
cos(50 cos() + cos(0) + cos(503) (3)cos(501)+ cos(502) + cos(503) o (3) Fig. 4. Capacitor voltage is regulated at 50 V
cos(701) + cos(702) + cos(703) 0 vou
In order to solve the system of equations in (3), several 200 Vout
approaches, including resultant theory, have been proposed 150
100..[11, 13]. Modulation index m is defme as m=Va,1/(4Vdc/27t). 100 A A A L,
Based on the load, the switching scheme may or may not be 1 11
able to regulate the voltage across the capacitors. For the
..00 .i:...i................
following demonstrations, Vdc is assumed to be 100 V and the 0 . H
-200replacing capacitor is chosen to be 100 mF. The control 00080l01 0.0120.0140.016 0.018
objective is to regulate the capacitor voltage at 50 V. l
-100
.. .L.. .i..
1. Multilevel converter is used to drive a resistive load 150.
Case A. Choosing m=1.2 and load R=1000 Q, then
-200 I001 L ___ 4 . 0
applying resultant theory, the switching angles are found to be
01=410, 02=650, and 03=890. The simulation results are Fig. 5. The output voltage ofthe seven-level multilevel converter
depicted in Figs. 4 and 5.
As it can be observed from the simulation results, t t 03-02 01
regulation of the capacitor voltage is feasible if 03 iS very close Vc (t) = e (Vdce ±+ e T (- e T
to 7r/2. Based on Fig. 3, one forth of the periods could be 02 03 (6)
divided into the following subintervals + )
I. O<Cot< 01 no capacitor charge or discharge ± Vdc e - VdcCe )
II. 01<wOt< 02 capacitor charge or discharge depending on Then the capacitor voltage drop in subinterval II is
the capacitor voltage 7T-03
_Tf-03 03-02
III. 02<wt< 03 no capacitor charge or discharge A Vc(T4) = e (1OOe r + e (
IV. 03<wIt< 2t/2 capacitor discharge 01 02 03 (7)
In order to achieve capacitor voltage regulation, the voltage
- 50e + 1 Oe VdCe
drop in subinterval IV must be less than the two times of the
voltage drop in subinterval II. Assume VdC=lOO V, t=R*C, Therefore,
and initial voltage of the capacitor VC(O)=50V. Therefore, in
subinterval 11, the voltage of the capacitor is AV (T) < 2AV (T) (8)
t t tJ01 01 The constraint on the switching angles that must be satisfied
Vc(*t) =e r(VdCer +Ve rVdCer) (4) can be described as
Then the capacitor voltage drop in subinterval II is (;T-03 203-T
(01-02 ) 2eT +2e T >
AV (T2) = 50-50e T (5) 203 -02-01-2T 01-02 (9)
In subinterval IV, obviously Vc(03= Vc(02) the voltage ofthe e T + 2e T+ eT
capacitor is
205
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Case B. Choose m=2.4, then using resultant theory the ' "
switching angles will be 01=120, 02=28', 03=56'. In this case,
the charging time is less than the discharging time, so the n Motor
voltage of the capacitor will decrease continuously. Therefore
one cannot regulate the capacitor voltage in this case.
2. Multilevel converter is used to drive an induction motor + H-brige H-bridge H-bridge
Vd-, I cell Va2 Cb cell Vb2 C | cell Vc21
In this case, a three-phase Y-connected H-bridge cascaded
multilevel inverter using 1 OOV dc source and a 100 mF ------------
capacitor was used (see Fig. 8). Simulation results are depicted + H-bridge + H-bridge + H-bridge
in Figs. 9, 10, and 11. As in can be observed in Fig. 11, in this Vdc W cell Va I cell Vb I cell Vcl
case, selected switching angles can eliminate residual higher
order harmonics and regulate the voltage of the capacitor at
about 50V.






30 ......... ...--- -.--. ---........t S--
0.0245 0.025 0.0255 0.026:
25 / i i
0_ -... _
Fig. 9. Output voltage waveform of the seven-level multilevel converter
5 . 15 driving an induction motor
1 0
______~~~~L ___lI l__T ___ ___ I__
030005 001 0015 002 0025 003 0035 004 2-! / /
Fig. 6. Capacitor voltage in caseB .. j.......\
Vout4
-4~~~~~~~~~~~~~~~~~/
0 000200 40006 0002 0.01 0.012 0014 00160012 0.02
Fig. 10. Output current waveform of the seven-level multilevel converter
driving an induction otor
Vout
100
0 0005001 0015 002 003 \ 0.0305 0.031 0.0315
Fig. 7. Output voltage in case B
Fig. 11. Regulated capacitor voltage
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IV. CONCLUSIONS AND FUTURE WORK [7] K. A. Corzine, F. A. Hardrick, and Y. L. Familiant, "A cascaded multi-
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A cascaded H-bridge multilevel inverter, which requires IASTAD Power Electronics Technology and Applications Conference,
only one dc source, driving different loads has been analyzed Feb. 2003.
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is not attainable in all cases. Two new control methods will be multilevel inverters," IEEE Trans. Power Electronics, vol. 19, pp. 732-
used to overcome the observed limitation including sigma- 738, May 2004.usedltomoverctiom obandphserved ftlimit ationinclu s[9] M. Veenstra and A. Rufer, "Control of a hybrid asymmetric multileveldelta modulation [14] and phase-shift modulation [15]. inverter for competitive medium-voltage industrial drives," IEEE Trans.
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